

Compal Confidential


G400S/G500S UMA M/B Schematics Document

Intel Ivy Bridge Processor with DDRIII + Panther Point PCH

LA-9902P
2013-05-06
REV:1.0

Compal Secret Data				Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	SCHEMATIC M/B LA-9902
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019N1
				Date	Wednesday, May 08, 2013
				Sheet	1 of 52

Chief River



Voltage Rails

power plane	+B	+5VALW	+1.5V	+5VS +3VS +1.5VS +V1.05S_VCCP +VCC_CORE +VGA_CORE +VCC_GFXCORE_AKG +1.8VS +0.75VS +1.05VS
State				
S0	0	0	0	0
S3	0	0	0	X
S5 S4/AC	0	0	X	X
S5 S4/ Battery only	0	X	X	X
S5 S4/AC & Battery don't exist	X	X	X	X

EC SM Bus1 address

EC SM Bus2 address

Device	Address	Device	Address
Smart Battery	0001 011X b	Thermal Sensor	1001 100xb

PCH SM Bus address

Device	Address
DDR DIMM0	1010 000Xb
DDR DIMM2	1010 010Xb

NV-GPU SM Bus address

Device	Address
Internal thermal sensor	1001 111Xb (0x9E)

SMBUS Control Table

	SOURCE	VGA	BATT	KB9012	SODIMM	WLAN	Thermal Sensor	PCH
SMB_EC_CK1	KB9012	X	V	X	X	X	X	X
SMB_EC_DA1	+3VALW	+3VALW	+3VALW	X	X	X	X	X
SMB_EC_CK2	KB9012	V	X	X	X	X	X	V
SMB_EC_DA2	+3VALW	+3VS_VGA	+3VALW	X	X	X	X	+3VS
SMBCLK	PCH	X	X	X	V	V	X	X
SMBDATA	+3VALW	+3VALW	+3VALW	+3VS	+3VS	+3VS	+3VS	+3VS
SML0CLK	PCH	X	X	X	X	X	X	X
SML0DATA	+3VALW	+3VALW	+3VALW	+3VS	+3VS	+3VS	+3VS	+3VS
SML1CLK	PCH	V	X	V	X	X	V	X
SML1DATA	+3VALW	+3VS_VGA	+3VALW	+3VS	+3VS	+3VS	+3VS	+3VS

BOARD ID Table

Board ID	PCB Revision
0	1.0
1	0.3
2	0.2
3	0.1
4	
5	
6	
7	

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Board ID table for AD channel

Vcc	3.3V					
Ra	100K +/- 1%					
Board ID	Rb	VAD_BID min	VAD_BID typ	VAD_BID max	EC AD	
0	0	0 V	0 V	0.300 V	0x00 - 0x0B	MP
1	12K +/- 1%	0.347 V	0.354 V	0.360 V	0x0C - 0x1C	PVT
2	15K +/- 1%	0.423 V	0.430 V	0.438 V	0x1D - 0x26	DVT
3	20K +/- 1%	0.541 V	0.550 V	0.559 V	0x27 - 0x30	EVT

USB Port Table

	USB 2.0	Port	3 External USB Port
EHCI1 USB3.0	UHCI0	0	USB Port (Left Side)USB3.0
		1	USB Port (Left Side)USB3.0
	UHCI1	2	Touch Screen
		3	USB Camera
	UHCI2	4	
		5	
	UHCI3	6	
EHCI2		7	
	UHCI4	8	
		9	USB/B (Right Side USB2.0)
	UHCI5	10	Mini Card(WLAN)
		11	Card Reader
	UHCI6	12	
		13	

BOM Structure Table


BTO Item	BOM Structure
45 LEVEL	45@
Connector	ME@
For VILG2 (14")	14@
For VILG1 (15")	15@
HDMI	HDMI@
Camera	CMOS@
LAN LDO Mode	LDO@
LAN Switch mode	SWR@
10/100 LAN (AR8162L)	8162@
10/100 LAN (QCA8172)	8172@
Green clock (DIS sku)	GCLK304@
Green clock (UMA sku)	GCLK244@
Green clk support	GCLK@
No Green clk support	NOGCLK@
Touch Screen SKU	TS@
Optimus SKU	OPT@
UMA SKU	UMA@
PCH (NM70 sku)	NM70@
PCH (HM70 sku)	HM70@
PCH (HM76 sku)	HM76@
VRAM (1000MHz)	1000M@
VRAM (900MHz)	900M@
Unpop	@

Compal Electronics, Inc.				Title			
Issued Date	2011/08/15	Deciphered Date	2012/07/11	SCHEMATIC M/B LA-9902			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019N1	Rev	B
				Date	Wednesday, May 08, 2013	Sheet	3 of 52

N14x GPIO Pin Definition Table


Pin Name	Normal Function	I/O	Functional Description	Default PU/PD
GPIO0	FB_CLAMP_MON	I	FB Clamp monitor	
GPIO1	MEM_VDD_CTL	O	Memory VDD VID	MEM VID: Strap to boot FB VDDIQ
GPIO2~4	Non-support for LCD	O	Panel	100k PD
GPIO5	Reserve			
GPIO6	FB_CLAMP_TGL_REQ	O	Active low FB Clamp toggle request	
GPIO7	3D Vision	O	3D Vision L/R signal	100k PD
GPIO8	OVERT	IO	Active Low Thermal Catastrophic Over Temperature	100k PU
GPIO9	ALERT	IO	Active Low Thermal Alert	100k PU
GPIO10	MEM_VREF_CTL	O	Memory VREF Control	100k PD
GPIO11	PWM_VID	O	GPU Core VDD PWM control supply overdraw input	
GPIO12	PWR_LEVEL	I	AC power detect or control signal	100k PU
GPIO13	PSI	O	Phase Shedding	PSI: 100k PU to enable two phase
GPIO14~19	Non-support for HDA	I	Hot Plug	
GPIO20~21	Reserve			

GPU Power On




1. All power rail ramp up time should be larger than 400ns
2. The total time for all rails to rise should be within 800ns
3. A power rail may ramp up 20% before the next power rail in sequence can start ramping up
4. No signal should be applied to the GPU before the power rail is fully ramped.


GPU Reset Sequence



Power sequencing violations



GC6 Entry/Exit Sequence Timing Diagram



Normal Operation: 8C6

WWW.AliSaler.Com

For N14P-GV2 strap table

GPU	Freq	Memory Size	Memory Config	slrop0	slrop1	slrop2	slrop3	slrop4	ROM_SI	ROM_SO	ROM_SCLK
W14P-072	1 GHz	128MB 16"4	Samsung K4W561646E-BC1A	R	R	R	R	R	R	R	R
W14P-050	1 GHz	128MB 16"4	Micro MT41J128M16UT-C93G-K	PU 45K	PD 45K	R	R	R	R	PU 5K	R
W14P-030	1 GHz	128MB 16"4	HY72G6830-DFR-N0C	PU 45K	PD 45K	R	R	R	R	PU 5K	R
W14P-020	800 MHz	768MB 16"4	Samsung K4W461646B-HC11	R	R	R	R	R	R	R	R
W14P-020	800 MHz	128MB 16"2	MT41H5616HA-107G-E	PU 45K	PD 45K	PD 15K	PD 5K	PD 45K	PD 20K	PU 5K	R
W14P-020	800 MHz	2GB	MT41H5616HA-107G-E	PU 45K	PD 45K	PD 15K	PD 5K	PD 45K	PD 10K	PU 5K	R


For N14P-GS strap table

GPU	Freq.	Memory Size	Memory Config	strip0	strip1	strip2	strip3	strip4	ROM_S1	ROM_S0	ROM_S2,K
NUC10-WS	1 GHz	128MB "16" B	Samsung K4W2G1645E-BC-1A	R	R	R	R	R	R	R	R
		2GB "16" B	Micron MT41K128M1JT-093C-K	P	R	R	R	R	R	R	R
V10-10-NC	1 GHz	128MB "16" B	MT41K128M1JT-093C-K	P	R	R	R	R	R	R	R
		768MB "16" B	Power H5TQ2G63DFR-NOC	P	R	R	R	R	R	R	R
	1 GHz	2GB "16" B	Samsung K4W2G1645B-HC11	P	R	R	R	R	R	R	R
900 MHz		256MB "16" B	Micron MT41K128M16HA-107G-E	P	R	R	R	R	R	R	R
		4GB		P	R	R	R	R	R	R	R
RTX40-WS	800 MHz	256MB "16" B		P	R	R	R	R	R	R	R
		4GB		P	R	R	R	R	R	R	R


For N14M-GE strap table

GPU	Freq.	Memory Size	Memory Config	strap0	strap1	strap2	strap3	strap4	ROM_3I	ROM_BO	ROM_SLCK
W350-GE	1 GHz	12GB 16" 4 1GB	Samsung KAVG2-16455-BC-1A	R	P	R	R	R	R	R	R
				P	P	P	P	P	P	P	P
W350-GE	1 GHz	12GB 16" 4 1GB	MT4 J 2IMH12-093G-K	P	R	R	R	R	R	R	R
				P	P	P	P	P	P	P	P
W350-GE	1 GHz	12GB 16" 4 1GB	MT4 J 2IMH12-093G-K	P	R	R	R	R	R	R	R
				P	P	P	P	P	P	P	P
W350-GE	900 MHz	35GB 16" 4 2GB	Samsung HSTG2G63DFR-N0C	P	P	P	P	P	P	P	P
				P	P	P	P	P	P	P	P
W350-GE	900 MHz	35GB 16" 4 2GB	KAVG2G63B8B-HC11	P	P	P	P	P	P	P	P
				P	P	P	P	P	P	P	P
W350-GE	900 MHz	35GB 16" 4 2GB	MT4 J25M16-16A-107G-E	P	P	P	P	P	P	P	P
				P	P	P	P	P	P	P	P

Optimus Typical Power-Up Sequence





Optimus Typical Power-Down Sequence




				Compal Electronics, Inc.			
Issued Date		2011/06/15		Deciphered Date		2012/07/11	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title		SCHEMATIC M/B LA-9902	
				Document Number		4019N1	
				Date:		Wednesday, May 06, 2015	
				Sheet		4 of 52	

eDP_COMPIO and ICOMPO signals should be shorted near balls and routed with typical impedance <25 mohms



TYCO_2013620-2_IVY BRIDGE
ME@




PEG_ICOMPI and RCOMPO signals should be shorted and routed
with - max length = 500 mils - typical
impedance = 43 mohms
PEG_ICOMPO signals should be routed with -
max length = 500 mils
- typical impedance = 14.5 mohms

PEG Static Lane Reversal - CFG2 is for the 16x


CFG2	1: Normal Operation; Lane # definition matches socket pin map definition * 0: Lane Reversed
------	--

Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2011/06/15		Deciphered Date		2012/07/11		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								SCHEMATIC M/B LA-9902			
								Size	Document Number	Rev	B
								Custom	4019N1		
								Date:	Wednesday, May 08, 2013	Sheet	5 of 52






PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	<p>1: Normal Operation; Lane # definition matches socket pin map definition</p> <p>★ 0: Lane Reversed</p>



CFG[6:5]	11: (Default) x16 - Device 1 functions 1 and 2 disabled
	*10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
	01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
	00: x8, x4, x4 - Device 1 functions 1 and 2 enabled

CFG7	1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training
------	---



POWER

QC=94A
DC=53A

JCPU1F


+V1.05S_VCCP
8.5A

PEG AND DDR


CORE SUPPLY

SVID

SENSE LINES



VCC_SENCE 100ohm +-1% pull-up to VCC near processor





VSS_SENCE 100ohm +-1% pull-down to GND near processor

TYCO_2013620-2_IVY BRIDGE

ME@

Security Classification				Compal Secret Data	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	SCHEMATIC M/B LA-9902
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019N1
				Date	Wednesday, May 08, 2013
				Sheet	9 of 52



POWER

+VCC_GFXCORE_AXG JCPU1G

AT24 VAXG1
AT23 VAXG2
AT21 VAXG3
AT20 VAXG4
AT18 VAXG5
AT17 VAXG6
AH24 VAXG7
AH23 VAXG8
AH21 VAXG9
AH20 VAXG10
AH18 VAXG11
AH17 VAXG12
AP24 VAXG13
AP23 VAXG14
AP21 VAXG15
AP20 VAXG16
AP18 VAXG17
AP17 VAXG18
AN24 VAXG19
AN23 VAXG20
AN21 VAXG21
AN20 VAXG22
AN18 VAXG23
AN17 VAXG24
AM24 VAXG25
AM23 VAXG26
AM21 VAXG27
AM20 VAXG28
AM18 VAXG29
AM17 VAXG30
AL24 VAXG31
AL23 VAXG32
AL21 VAXG33
AL20 VAXG34
AL18 VAXG35
AL17 VAXG36
AK24 VAXG37
AK23 VAXG38
AK21 VAXG39
AK20 VAXG40
AK18 VAXG41
AK17 VAXG42
AJ24 VAXG43
AJ23 VAXG44
AJ21 VAXG45
AJ20 VAXG46
AJ18 VAXG47
AH24 VAXG48
AH23 VAXG49
AH21 VAXG50
AH20 VAXG51
AH18 VAXG52
AH17 VAXG53
AH16 VAXG54

GRAPHICS

SENSE LINES
VREF
DDR3 -1.5V RAILS
SA RAIL
MISC

VAXG_SENSE
VSSAXG_SENSE

SM_VREF
SA_DIMM_VREFDQ
SB_DIMM_VREFDQ

VDDQ1
VDDQ2
VDDQ3
VDDQ4
VDDQ5
VDDQ6
VDDQ7
VDDQ8
VDDQ9
VDDQ10
VDDQ11
VDDQ12
VDDQ13
VDDQ14
VDDQ15

VCCSA1
VCCSA2
VCCSA3
VCCSA4
VCCSA5
VCCSA6
VCCSA7
VCCSA8

VCCSA_SENSE
VCCSA_VID[0]
VCCSA_VID[1]
VCCIO_SEL

+VCC_GFXCORE_AXG

R616 10_0402_1%

VCC_AXG_SENSE <44>

AK35
AK34

VSS_AXG_SENSE <44>

R626 10_0402_1%

AL1 +V SM_VREF CNT

B4 +V DDR_REFA_R
D1 +V DDR_REFB_R

+V SM_VREF should have 20 mil trace width

C97 0.047U_0603_25V7K

+1.5V_CPU_VDDQ

R67 1K_0402_1%

R78 1K_0402_1%

+1.5V_CPU_VDDQ

C127 330U_2.5V_M

C119 10U_0603_6.3V6M

C117 10U_0603_6.3V6M

C115 10U_0603_6.3V6M

C113 10U_0603_6.3V6M

C123 330U_D2_2V_Y

1/16 Change symbol & value from SF000002Z00 to SGA20331E10

1/25 Follow FM-James's comments(Co-lay with C123)

M27 +VCCSA

VCCSA1
VCCSA2
VCCSA3
VCCSA4
VCCSA5
VCCSA6
VCCSA7
VCCSA8

C126 10U_0603_6.3V6M

C124 10U_0603_6.3V6M


C125 10U_0603_6.3V6M

C128 330U_D2_2.5VY_R8M

H23 +VCCSA_SENSE <42>

C22 H_VCCSA_VID0 <42>
C24 H_VCCSA_VID1 <42>

A19




TYCO_2013620-2_IVY BRIDGE

ME@




IVY Bridge drives VCCIO_SEL low
VCCP_PWRCTRL:0
Sandy Bridge is NC for A19
VCCP_PWRCTRL:1

Security Classification	Compal Secret Data			Title	SCHEMATIC M/B LA-9902	Rev B
Issued Date	2011/06/15	Deciphered Date	2012/07/11			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019N1	
				Date:	Wednesday, May 08, 2013	Sheet 10 of 52




















* Low = Disabled (Default)
 High = Enabled (Flash Descriptor Security Override)




This signal has a weak internal pull-down
 On Die PLL VR is supplied by
 1.5V when sampled high(FOR mobile only)
 1.8V when sampled low(FOR Desktop only)
 Needs to be pulled High for Chief River platform







R124;c190 close to U4.T3 pin










Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2011/06/15		Deciphered Date		2012/07/11		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						SCHEMATIC M/B LA-9902					
						Document Number		4019N1		Rev B	
						Date		Wednesday, May 08, 2013		Sheet 15 of 52	
						Customer					





Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2011/06/15		Deciphered Date		2012/07/11	
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>				Title		SCHEMATIC M/B LA-9902	
				Document Number		4019N1	
				Date		Wednesday, May 08, 2013	
				Sheet		16 of 52	
				Rev B			




Max = 800 mils










Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	SCHEMATIC M/B LA-9902
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019N1
				Date:	Wednesday, May 08, 2013
				Sheet	17 of 52





Pull-up resistors are not required on these signals




Boot BIOS Strap			
GNT1# / GPIO51	GPIO51 Bit11	GPIO19 Bit10	Boot BIOS Destination
SATA1GP / GPIO19	0	1	Reserved
Internal PH	1	0	PCI
	1	1	★ SPI (Default)
	0	0	LPC




USB DEBUG=PORT1 AND PORT9
LEFT USB (USB 3.0)
LEFT USB
Touch Screen
USB Camera
HM76 not support USB2.0 for port 4-7
HM70 not support USB2.0 for port 4-7 & 12 & 13
NM70 not support USB2.0 for port 4-7 & 12 & 13





Security Classification		Compal Secret Data									
Issued Date		2011/06/15		Deciphered Date		2012/07/11		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								SCHEMATIC M/B LA-9902			
								Document Number		Rev B	
								4019N1			
								Date: Wednesday, May 08, 2013		Sheet 18 of 52	





PCH Power Rail Table Refer to CPU EDS R1.5		
Voltage Rail	Voltage	S0 Iccmax Current (A)
V_PROC_IO	1.05	0.001
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.228
VccADAC	3.3	0.001
VccADPLLA	1.05	0.075
VccADPLLB	1.05	0.075
VccCore	1.05	1.3
VccDMI	1.05	0.042
VccIO	1.05	3.709
VccASW	1.05	0.903
VccSPI	3.3	0.01
VccDSW	3.3	0.001
VccDFTERM	1.8	0.002
VccRTC	3.3	6 uA
VccSus3_3	3.3	0.065
VccSusHDA	3.3 / 1.5	0.01
VccVRM	1.8 / 1.5	0.167
VccCLKDMI	1.05	0.075
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.055
VccALVDS	3.3	0.001
VccTX_LVDS	1.8	0.04






Security Classification				Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	Document Number	SCHEMATIC M/B LA-9902	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. IT MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RA TO ANY OTHER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date	Wednesday, May 08, 2013	Sheet	22 of 52
				Rev	B		


LCD POWER CIRCUIT




VGA LCD/PANEL BD. Conn.






12/12 Mount C539/C541 of 680pF, Chanage R813 to 220 ohm bead.(For EMI request)




For EMI




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	SCHEMATIC M/B LA-9902
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019N1
				Date:	Wednesday, May 08, 2013
				Sheet	23 of 52



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				4019N1	B
				Date: Wednesday, May 08, 2013	Sheet 24 of 52




Mini-Express Card for WLAN/WiMAX(Half)





Reserve for SW mini-pcie debug card.
Series resistors closed to KBC side.

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	SCHEMATIC M/B LA-9902
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				4019N1	Rev B
				Date: Wednesday, May 08, 2013	Sheet 26 of 52


For LAN & Green CLK




Vendor recommend reseve the PU resistor close LAN chip




Note: Place Close to LAN chip
LL1 DCR<0.15 ohm
Rate current > 1A




Place close to Pin34




Pin	Configure signal	Description
LED[1]	Regulator select	1 Switch mode regulator(SWR) mode 0 Linear regulator (LDO) mode *




Place close to Pin16




Vendor recommend reseve the PU resistor close LAN chip




Place Close to PIN1





don't @ (could be B C cost done)




For EMI
B Phaes change to GCLK@





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	SCHEMATIC M/B LA-9902
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number 4019N1
				Date: Wednesday, May 08, 2013	Sheet 27 of 52





For EMI



For EMI




For EMI




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	SCHEMATIC M/B LA-9902	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT USED AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE EXCEPT BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev B
					4019N1	
Date: Wednesday, May 08, 2013				Sheet	28	of 52

SMSC thermal sensor
placed near VRAM



REMOTE1,2+/-:
Trace width/space:10/10 mil
Trace length:<8"


FAN1 Conn



E
M/B 橢圓孔 M/B 圓孔


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	SCHEMATIC M/B LA-9902
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019N1
				Date: Wednesday, May 08, 2013	Sheet 29 of 52

SATA HDD Conn.




1/16 Change footprint of JHDD1 from SANTA_191501-1_22P to LCN_ASF98-2231S10-0002_22P (DC010005W00 toDC010009C00)

ODD Power Control




FOR 15"
SATA ODD FFC Conn.





Co-lay

FOR 14"
SATA ODD Conn.




Security Classification		Compal Secret Data		Compal Electronics, Inc. SCHEMATIC M/B LA-9902	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size 4019N1	Document Number 4019N1
				Date: Wednesday, May 08, 2013	Rev B Sheet 30 of 52

An integrated 3.3 V to 1.8V Low-dropout voltage regulator (LDO).


Date: Wednesday, May 08, 2013

PWR Button For Debug




Key Board Conn.

For 15"





For 14"





IO/B Conn.


Ext. USB2.0




TP Switch & TP Conn.




LED




PWR/B Conn.



Lid SW(For 14")




LED/B Conn.



For 15" 12/4 Change symbol of JLED1 to SP010010T00


Security Classification		Compal Secret Data		Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	SCHEMATIC M/B LA-9902	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C	Document Number 4019N1
				Date:	Wednesday, May 08, 2013
				Sheet	33 of 52

For UMA




Every power trace need:
W=20mils

For GreenCLK generate CLK:
Mount: All parts in this page except
Swing Level RES (Marked "**")
NA: PD108,
Y1,R98,C180,C181,
Y2,R169,C196,C197,
Y6,C968,C969




Reserved for Swing Level adjustment
(Close GCLK side)





Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	SCHEMATIC M/B LA-9902
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019N1
				Date:	Wednesday, May 08, 2013
				Sheet	34 of 52





WWW.AliSaler.Com





WWW.AliSaler.Com




Security Classification	Compal Secret Data		Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	<p><i>Compal Electronics, Inc.</i></p> <p>SCHEMATIC M/B LA-9902</p>
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. TO ANY OTHER DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF THE COMPETENT DIVISION AUTHORIZED TO DISCLOSE. THIS SHEET DOES NOT CONTAIN INFORMATION THAT IS NOT BEING USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>			Document Number	Rev
			4019N1	1




For Intel S3 Power Reduction.




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	SCHEMATIC M/B LA-9902
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019N1
				Rev	B
				Date:	Wednesday, May 08, 2013
				Sheet	36 of 52



ADP_ID	AC Adapter	90W	65W
R(K ohm)	open	10	
ADP_ID(V)	3.3	1.65	
Detection voltage	>2.64	1.32~1.98	





Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	SCHEMATIC M/B LA-9902
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	VILG1/G2 MB LA9902P Schematic
				Date	Wednesday, May 08, 2013
				Sheet	37 of 52



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2011/06/15	Deciphered Date		2012/07/11
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAJAPALACE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title	SCHEMATIC M/B LA-9902
				Doc No	Customer
				VILG1/G2 MB LA9902P Schematic	Rev B
				Date: Wednesday, May 08, 2013	Sheet 40 of 52



Wednesday, May 08, 2013 | Sheet 40 of 53

WWW.AliSaler.Com







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				D	VILG1/G2 MB LA9902P Schematic
				Date	Wednesday, May 08, 2013
				Sheet	45 of 52
				Rev	B


+VCC_CORE



+VCC_CORE



+VCC_CORE





+VCC_CORE

@EMI@ PC11
470P_0402_50V8J

+VCC_GFXCORE_AXG

+VCC_GFXCORE_AXG




PC58 ESR= 4.5mohm
PC59 ESR= 9mohm


Below is 458544_CRV_PDDG_0.5 Table 5-8.

Socket Bottom	5 x 22 μ F (0805) 5 x (0805) no-stuff sites
Socket Top	7 x 22 μ F (0805) 2 x (0805) no-stuff sites

+V1.05S_VCCP



ESR= 9mohm



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	SCHEMATIC M/B LA-9902
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019N1
				Date	Wednesday, May 08, 2013
				Sheet	46 of 52

Version change list (P.I.R. List)

Page 1 of 2
for PWR

Item	Reason for change	PG#	Modify List	Date	Phase
1	Design Change of IC Package.	40	Change PU401 to SA000061M00(S IC SY8208BQNC QFN 10P PWM)	2012/11/22	DVT
2	Design Change of IC Package.	40	Change PU402 to SA000061N00(S IC SY8208CQNC QFN 10P PWM)	2012/11/22	DVT
3	Add ADP_ID Circuit.	37	Add PQ102 to SB00000EO10(S TR 2N7002KDW 2N SOT-363-6 PANJIT) Add PR111.PR112 to SD028100380(S RES 1/16W 100K +-5% 0402)	2012/12/03	DVT
4	Factory lack of material.	41	Change PC521 to SF000003H00(S_A-P_CAP 330U 2.5V M 6.3X4.2 LESR16M SL)	2012/12/06	DVT
5	Factory lack of material.	45	Change PL902.PL903.PL905 to SH00000N900(S COIL .36U PCMB104T-R36MH1R105 30A GLUE)	2012/12/06	DVT
6	EMI request adjust +3VALWP/+5VALWP snubber function.	40	Change @PR404.@PC415.@PR406.@PC429 to PR404.PC415.PR406.PC429.	2012/12/06	DVT
7	EMI request adjust +3VALWP/+5VALWP boost resistor.	40	Change PR401.PR405 to SD013220B80(S RES 1/10W 2.2 +-5% 0603).	2012/12/06	DVT
8	EMI request add bypass capacitor.	40	Add PC412.PC413.PC416.PC419 to SE001471J80(S CER CAP 470P 50V J NPO 0805 H0.6)	2012/12/06	DVT
9	EMI request adjust CPU/GFX CORE snubber function.	45	Change @PR956.@PC948.@PR957.@PC949.@PR967.@PC968 to PR956.PC948.PR957.PC949.PR967.PC968.	2012/12/06	DVT
10	EMI request adjust bypass capacitor.	45	Change @PC940 to PC940.	2012/12/06	DVT
11	EMI request add bypass capacitor.	45	Add PC944.PC946 to SE00000G880(S CER CAP 0.1U 25V K X5R 0402) Add PC945.PC947 to SE075222K80(S CER CAP 2200P 25V K X7R 0402)	2012/12/06	DVT
12	Design Change of input capacitor.	40	Change PC420 to SE00000OF80(S CER CAP 4.7U 25V K X6S 0805 H1.25) Add PC427 to SE00000OF80(S CER CAP 4.7U 25V K X6S 0805 H1.25)	2012/12/07	DVT
13	Design Change of IC Application.	40	Add @PR409.@PR410 to SD028100180(S RES 1/16W 1K +-5% 0402) Add @PC405 to SE075472K80(S CER CAP 4700P 25V K X7R 0402) Add @PC407 to SE075472K80(S CER CAP 0.047U 25V K X7R 0402) Add PR411 to SD028000080(S RES 1/16W 0 +-5% 0402)	2012/12/10	DVT
14	Design Change of IC Application.	44	Change PC936 to SE000008980(S CER CAP 820P 25V K X7R 0402) Change PC929 to SE074332K80(S CER CAP 3300P 50V K X7R 0402) Change PC926 to SE071100J80(S CER CAP 10P 50V J NPO 0402) Change PC928 to SE074102K80(S CER CAP 1000P 50V K X7R 0402) Change PR943 to SD00000J280(S RES 1/16W 4.32K +-1% 0402) Change PR949.PR951 to SD014124380(S RES 1/10W 124K +-1% 0603 YAGEO)	2012/12/17	DVT
15	Design Change of CPU/GFX CORE Choke.	45	Change PL902.PL903.PL905 to SH00000NM00(S COIL 0.22UH +-20% PCMB104T-R22MS 35A)	2012/12/21	DVT
16	Design Change of VCCSA(LDO).	42	Delete PC607.PC608.PC609.PC610.PC611.PC612.PC613.PC614.PJ603.PJ604.PR608.PR609.PR610.PR611.PU602	2012/12/21	DVT
17	Reduction Part Count.	37	Delete PR110.	2013/01/18	PVT
18	Reduction Part Count.	42	Delete PR603.	2013/01/18	PVT
19	Reduction Part Count.	44	Delete PC916.	2013/01/18	PVT
20	Design Change of IC Application.	40	Change @PC405.@PR490.@PC407.@PR410 to PC405.PR490.PC407.PR410. Change PR411 to SD028000080(S RES 1/16W 0 +-5% 0402)	2013/01/18	PVT


Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev B
Document Number				Rev B
VILG1/G2 MB LA9902P Schematic				Rev B
Date: Wednesday, May 08, 2013				Sheet 47 of 52

Item	Reason for change	PG#	Modify List	Date	Phase
21	Reduction Part Count.	41	Change PR505.PR516 to SD028000080(S RES 1/16W 0 +-5% 0402) Change PR503 to SD013000080(S RES 1/10W 0 +-5% 0603)	2013/01/18	PVT
22	Design Change of Thermal Application.	41	Change PC521 to SGA20331E10(S POLY C 330U 2V Y D2 LESR9M EEFSX H1.9)	2013/01/18	PVT
23	Reduction Part Count.	43	Change PR702 to SD028000080(S RES 1/16W 0 +-5% 0402)	2013/01/18	PVT
24	Reduction Part Count.	44	Change PR926.PR916.PR917 to SD028000080(S RES 1/16W 0 +-5% 0402)	2013/01/18	PVT
25	Design Change of CPU/GFX CORE Choke.	45	Change PL902.PL903.PL905 to SH00000N900(S COIL .36U PCMB104T-R36MH1R105 30A GLUE)	2013/01/18	PVT
26	Design Change of CPU/GFX CORE Frequence.	44	Change PR927 to SD034953280(S RES 1/16W 95.3K +-1% 0402)	2013/01/18	PVT
27	Factory lack of material.	40	Change PC420.PC427 to SE000006R80(S CER CAP 4.7U 25V K X5R 0805 H1.25)	2013/01/18	PVT
28	Reduction Part Count.	40	Delete PR411.	2013/01/21	PVT
29	Design Change of Power Circuit Application.	38	Change PC208 to SE000003J80(S CER CAP 0.068U 16V K X7R 0402)	2013/01/23	PVT
30	Design Change of Power Circuit Application.	39	Add PR328 to SD028100280(S RES 1/16W 0 +-5% 0402) Add PQ314 to SB000009Q80(S TR 2N7002KW 1N SOT323-3)	2013/01/23	PVT
31	Design Change of Power Circuit Application.	40	Change PC405 to SE072103Z80(S CER CAP .01U 25V Z Y5V 0402) Change PC407 to SE075682K80(S CER CAP 6800P 25V K X7R 0402)	2013/03/04	PVT
32	Design Change of Power Circuit Application.	42	Add PR608 to SD028000080(S RES 1/16W 0 +-5% 0402)	2013/03/14	Pre-MP

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	SCHEMATIC M/B LA-9902	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	VILG1/G2 MB LA9902P Schematic	Rev B
				Date:	Wednesday, May 08, 2013	Sheet 48 of 52

COMPAL CONFIDENTIAL

MODEL NAME: Power Sequence Block Diagram
PCB NAME: LA-9901P
REVISION: 0.2
DATE: 2013/01/14



Security Classification	Compal Secret Data			Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	SCHEMATIC M/B LA-9902	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				4019N1	B
				Date: Wednesday, May 08, 2013	Sheet 49 of 52

VILG1/G2 HW PIR List

Item	Page	MODIFICATION LIST	PURPOSE
1	P. 5~11	Change footprint of J CPU1	For Lenovo rule
2	P. 14	Add R406, R407, R408, R409	Reserve for improvement factory processes
3	P. 42	Add EC_SPI_SQ, EC_SPI_SI, EC_SPI_CLK, EC_SPI_CS# to EC	Reserve for improvement factory processes
4	P. 42	Add PCH_PVR_EN to EC Pin. 107	Reserve for improvement factory processes
5	P. 42	Reserve R410	Reserve Pull-high for GPIO use
6	P. 42	Change EC_FAN_PWM from EC Pin. 34 to EC Pin. 26	For common design
7	P. 42	Change NCVO# from EC Pin. 26 to EC Pin. 34	For common design
8	P. 42	Change ENBKL from EC Pin. 73 to EC Pin. 76	For common design
9	P. 42	Change IMWP_IMON from EC Pin. 76 to EC Pin. 73	For common design
10	P. 42	Change DGPU_PVR_EN from EC Pin. 107 to EC Pin. 123	For common design
11	P. 34	Add R411, R412, C411, C412	Reserve for EM
12	P. 20	Add Q21, R40, C237, Q22, R418, C243, C252, R413	Reserve for power consumption
13	P. 25	Del Q12/R806	For Change Audio Jack type from Nbrnal close to Nbrnal open

VILG1/G2 HW PIR List

Item	Page	MODIFICATION LIST	PURPOSE	
1	P. 26	Reserve R508	For leakage current issue of Atheros WLAN	DVT TO PVT
2	P. 31	Change RA22 to reserve	For PC Beep issue(can't heard sound of "di" on BIOS setup menu)	
3	P. 31	Reserve RA10/RA11	For solve Codec speaker Humnoise issue(Zizi)	
4	P. 32	Reserve R416	Reserve +3VLP power rail to EC	
5	P. 32	Change EC_RST# power rail to +3V_EC	Using power rail which the same with EC	
6	P. 32	Change EC_SMB_CLK1 & EC_SMB_DA1 power rail to +3V_EC	Using power rail which the same with EC	
7	P. 14	Change U5 from 4MB to 8MB ROM	Follow common design	
1	P. 32	Change R416 to shortpad		PVT TO Pre-MP
2	P. 42	Reserve +1.05S_VCCP_PVRGOOD of +V1.05S_VCCP to connect to SA_PGOOD	For Celeron/Pentium CPU	

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	SCHEMATIC M/B LA-9902
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev B	Rev B
Date: Wednesday, May 08, 2013				Sheet	51 of 52

[illegible]

Security Classification		Compal Secret Data		Chemal Electronics, Inc. SCHEMATIC M/B LA-9902	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Docu- ment Number	Rev B
				4019N1	
Date:				Wednesday, May 06, 2013	Sheet 52 of 52